| [AlDM04] | S. Almukhaizim, P. Drineas, Y. Makris, "Concurrent Error Detection for Combinational and Sequential Logic via Output Compaction", Int. Symposium on Quality Electronic Design, 2004 |
| [Au99] | Todd M. Austin, "Diva: A Reliable substrate for deep submicron micro-architecture design", Proceedings of the 32nd annual ACM/IEEE International Symposium on Microarchitecture, Pages 196-207, IEEE Computer Society, November 1999 |
| [Au00] | T. M. Austin, "DIVA: A Dynamic Approach to Microprocessor Verification", Journal of Instruction Level Parallelism, May 2000 |
| [Be02] | D. Bertozzi, L. Benini, G. DeMicheli, "Low Power Error Resilient Encoding for On-Chip Data Buses", DATE, pp.102-109, 2002 |
| [BeDSTG02] | M. Bednara, M. Daldrup, J. Shokrollahi, J. Teich, J. v. z. Gathen, "Tradeoff Analysis of FPGA Based Elliptic Curve Cryptography", Proceedings of the International Symposium on Circuits and Systems (ISCAS'02), Scottsdale, Arizona, USA, May 2002 |
| [Bo99] | Carsten Boeke, "Software synthesis of real-time communication system code for distributed embedded applications", Proceedings of the 6th Annual Australian IFIP Conf. on Parallel and Real-Time Systems (PART'99), Melbourne, Australia, 1999 |
| [BoDEGK99] | Carsten Boeke, Carsten Ditze, H. Eickerling, Uwe Glaesser, Bernd Kleinjohann, Franz Josef Rammig, and Wolfgang Thronicke, "Software ip in embedded systems", Proceedings of the Forum on Design Languages (FDL'99), Lyon, France, 1999 |
| [BoGHKR03] | Carsten Boeke, Marcelo Goetz, Tales Heimfarth, Dania El Kebbe, Franz J. Rammig, and Sabina Rips, "(Re-)configurable Real-time Operating Systems and their Applications", Proceedings of The Eighth IEEE International Workshop on Object-Oriented Real-Time Dependable Systems, 2003 |
| [BrSR05] | O. Bringmann, A. Siebenborn, W. Rosenstiel, "Conflict Analysis in Multiprocess Synthesis for Optimized System Integration", Proceedings of IEEE International Conference on Hardware - Software Codesign and System Synthesis (CODES-ISSS), New York, 2005 |
| [Ch90] | Shyamal Chowdhury, "The greedy load sharing algorithm", J. Parallel Distributed Computing, 9(1):93–99, 1990 |
| [ChKT03] | S. Chakraborty, S. Künzli, L. Thiele, A. Herkersdorf, P. Sagmeister, "Performance Evaluation of Network Processor Architectures: Combining Simulation with Analytical Estimation", Computer Networks, special issue on Network Processors, Volume 41, Issue 5, pages 641-665, Elsevier Science, April 2003 |
| [ChSP04] | K. Choi, R. Soma, M. Pedram, "Fine-Grained Dynamic Voltage and Frequency Scaling for Precise Energy and Performance Trade-off based on the Ratio of Off-chip Access to On-chip Computation Times", DATE, pp. 4-9, Paris, February 16-20, 2004 |
| [Cygnus05] | Cygnus, "eCos – Embedded Cygnus operating system", eCos Documentation, http://ecos.sourceware.org/docs.html, 2005 |
| [DeMi03] | G. De Micheli, "Designing Robust Systems with Uncertain Information", Asia and South Pacific Design Automation Conference (ASPDAC 03), January 2003 |
| [DeMi05] | G. DeMicheli, "Design of dependable Systems on Chip", MPSoC, 2005 |
| [Di98] | Carsten Ditze, "A customizable library to support software synthesis for embedded applications and micro-kernel systems", Proceedings of the 8th ACM SIGOPS European workshop on Support for composing distributed applications , pages 88–95, ACM Press, 1998 |
| [edac05] | edacentrum: "eDesign – Sicheres Design zuverlässiger Nanoelektronik-Systeme, Bericht, 2005 |
| [ErKD03] | D. Ernst, N. Kim, S. Das, S. Pant, T. Pham, R. Rao, C. Ziesler, D. Blaauw, T. Austin, T. Mudge, "Razor: A low-power pipeline based on circuit-level timing speculations", Micro Conference, December 2003 |
| [FiKTTW01] | D. Fischer, U. Kastens, J.Teich, M. Thies, R. Weper, "Design Space Characterization for Architecture/Compiler Co-Exploration", Proc. of Int. Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES 2001), pp. 108-115, Atlanta, Georgia, USA, Nov. 2001 |
| [Ha05] | Ch. Haubelt, "Automatic Model-Based Design Space Exploration for Embedded Systems", Dissertation, Verlag Dr. Köster, ISBN 3-89574-572-3, 2005 |
| [HeHJ05] | Rafik Henia, Arne Hamann, Marek Jersak, Razvan Racu, Kai Richter, Rolf Ernst, "System Level Performance Analysis - the SymTA/S Approach", IEE Proceedings Computers and Digital Techniques, 2005 |
| [HeDR05] | Tales Heimfarth, Klaus Danne, Franz J. Rammig, "An OS for Mobile Ad hoc Networks Using Ant Based Heuristic to Distribute Mobile Services", International Conference on Autonomic and Autonomous Systems, Papeete, Tahiti, French Polynesia, 2005 |
| [HeS95] | Hans-Ulrich Heiss and Michael Schmitz, "Decentralized dynamic load balancing: The particles approach", Information Sciences, May 1995 |
| [HeR04] | A. Herkersdorf, W. Rosenstiel: "Towards a Framework and a Design Methodology for Autonomic Integrated Systems", GI Jahrestagung (2) 610-615, 2004 |
| [HiSWHC00] | Jason Hill, Robert Szewczyk, Alec Woo, Seth Hollar, David Culler, and Kristofer Pister., "System architecture directions for networked sensors", Proceedings of the 9th international conference on Architectural support for programming languages and operating systems, pages 93–104. ACM Press, 2000 [Ho01] Horn, P, "Autonomic Computing: IBM's Perspective on the State of Information Technology", IBM Corporation, Oct. 2001, http://www.research.ibm.com/ autonomic/manifesto/, 2001 |
| [itrs03] | SIA, "International Technology Roadmap on Semiconductors 2003" |
| [JaKR04] | Peter Janacik, Odej Kao, and Ulf Rerrer, "An approach combining routing and resource sharing in wireless ad hoc networks using swarm-intelligence", In Proc. of the 7th ACM/IEEE International Symposium on Modeling, Analysis and Simulation of Wireless and Mobile Systems (MSWiM 2004), pages 31-40. CTi Press, 2004 |
| [LaTB99] | Christophe Lang, Michel Trehel, Pierre Baptiste, "A distributed placement algorithm based on process initiative and on a limited travel", PDPTA , pages 2636–2641, 1999 |
| [Leon2] | Gaisler Research, http://www.gaisler.com |
| [LeonFT] | LEON3FT Fault-tolerant processor, http://www.gaisler.com/cms4_5_3/index.php?option=com_content&task=view&id=194&Itemid=139 |
| [LiHR05] | G. Lipsa, A. Herkersdorf, W. Rosenstiel, O. Bringmann, W. Stechele, "Towards a Framework and a Design Methodology for Autonomic SoC", IEEE International Conference on Autonomic Computing (ICAC-05), Seattle, USA, June 14-16, 2005 |
| [Li05] | G. Lipsa et al. "Towards a Framework and a Design Methodology for Autonomic SoC", Proceedings of Dynamically Reconfigurable Systems Self-Organization and Emergence, Architecture of Computing Systems (ARCS), pages 101-108, 2005 |
| [LuHLSS04] | Z. Lu, W. Huang, J. Lach, M. Stan, K. Skadron, "Interconnect Lifetime Prediction under Dynamic Stress for Reliability-Aware Design", Proceedings of the ICCAD, 2004 |
| [MeBR02] | C. Menn, O. Bringmann, W. Rosenstiel: "Controller Estimation for FPGA Target Architectures During High-Level Synthesis", Proceedings of International Symposium on System Synthesis, Kyoto, Japan, 2002 |
| [MiM00] | S. Mitra, E.J. McCluskey, "WHICH CONCURRENT ERROR DETECTION SCHEME TO CHOOSE", Proceedings of the IEEE International Test Conference, 2000 |
| [Mu99] | M. Mueller, et al., "RAS strategy for IBM S/390 G5 and G6", IBM J. RES. DEVELOP. Vol. 43 No. 5/6 SEPTEMBER/NOVEMBER 1999 [NiAA04] M. Nicolaidis, N. Achouri, L. Anghel. "A Diversified Memory Built-In Self-Repair Approach for Nanotechnologies", Proceedings of the 22nd IEEE VLSI Test Symposium, pp313, 2004 |
| [ObB04] | Simon Oberthür, Carsten Böke, "Flexible Resource Management - A framework for self-optimizing real-time systems", Proceedings of IFIP Working Conference on Distributed and Parallel Embedded Systems (DIPES'04), Kluwer Academic Publishers, 23 - 26 August 2004 |
| [OhHW05] | R. Ohlendorf, A. Herkersdorf, T. Wild, "FlexPath NP - A Network Processor Concept with Application-Driven Flexible Processing Paths" CODES 2005, New York, September 2005 |
| [PaM03] | K. Patel, I. Markov, "Error-correction and crosstalk avoidance in DSM busses", SLIP, pp. 9-14, 2003 |
| [PaZT03] | D. Pamunuwa, L.-R. Zheng, H. Tenhunen, "Maximizing throughput over parallel wire structures in DSM", IEEE Transaction VLSI, pp.224-243, 2003 [PoEP04] P. Pop, P. Eles, Z. Peng, V. Izosimov, "Schedulability-Driven Partitioning and Mapping for Multi-Cluster Real-Time Systems", Euromicro Conference on Real-Time Systems, Catania, Sicily, Italy, June 2004 |
| [RaJE05] | R. Racu, M. Jersak, R. Ernst, "Applying Sensitivity Analysis in Real-Time Distributed Systems", Proc. Real-Time and Embedded Technology and Applications Symposium (RTAS), San Francisco, USA, March 2005 |
| [ReKM05] | Z. Ren, B. H. Krogh, R. Marculescu, "Hierarchical adaptive dynamic power management", IEEE Transactions on Computers, Vol. 54, No. 4, 2005 |
| [RiJE03] | K. Richter, M. Jersak, R. Ernst, "A Formal Approach to MPSoC Performance Verification", IEEE Computer, vol. 36, no. 4, pp. 60-67, IEEE Computer Society Press, April 2003 |
| [SaSK88] | K.K. Saluja, R.Sharma, C. R. Kime, "A Concurrent Testing Technique for Digital Circuits", Transactions on Computer-Aided Design, Vol. 7, No.12, Dec. 1988 |
| [SaWKPI05] | G. P. Saggese, N. J. Wang, Z. T. Kalbarczyk, S. J. Patel, R. K. Iyer, "An Experimental Study of Soft Errors in Microprocessors", IEEE Micro, November - December 2005 |
| [ScBR05] | J. Schnerr, O. Bringmann, W. Rosenstiel: "Cycle Accurate Binary Translation for Simulation Acceleration in Rapid Prototyping of SoCs", Proceedings of DATE, Munich, 2005 |
| [ScHR03] | J. Schnerr, G. Haug, W. Rosenstiel: "Instruction set emulation for rapid prototyping of SoCs", Proceedings of DATE, Munich, 2003 |
| [ScWSK04] | C. Schulz-Key, M. Winterholer, T. Schweizer, T. Kuhn, and W. Rosenstiel: "Object-Oriented Modeling and Synthesis of SystemC Specifications", Proceedings of the Asia South Pacific Design Automation Conference (ASPDAC’04), Yokohama, Japan, 2004 |
| [ShPJ03] | L. Shang, L.-S. Peh, N.K. Jha, "Dynamic Voltage Scaling with Links for Power Optimization of Interconnect Network", HPCA03, pp. 91-102, 2003 |
| [SiBGM01] | T. Simunic, L. Benini, P. Glynn, G. De Micheli, "Event-Driven Power Management", IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, Vol. 20, No. 7, July 2001 |
| [SiBR04a] | A. Siebenborn, O. Bringmann, W. Rosenstiel, "Communication Analysis for System on Chip Design", Design, Automation and Test in Europe (DATE), Paris, 2004 |
| [SiBR04b] | A. Siebenborn, O. Bringmann, W. Rosenstiel, "Communication Analysis for Network on Chip", International Conference on Parallel Computing in Electrical Engineering (PARELEC), Dresden, 2004 |
| [SiBR02] | A. Siebenborn, O. Bringmann W. Rosenstiel, "Worst-case performance analysis of parallel communicating software processes", International Symposium on Hardware/Software Co-Design (CODES), Estes Park, USA, 2002 |
| [SiBKF01] | Emin G Sirer, Rimon Barr, T. W. D Kim, Lan Y Fung, "Automatic code placement alternatives for ad-hoc and sensor networks", Technical report, Cornell University, Ithaca, NY, USA, 2001 |
| [SkSHVST03] | K. Skadron, M. R. Stan, W. Huang, S. Velusamy, K. Sankaranarayanan, D. Tarjan, "Temperature-Aware Microarchitecture: Extended Discussion and Results", 30th International Symposium on Computer Architecture (ISCA-30), San Diego, CA, June 2003 |
| [SrABRH03] | J. Srinivasan, S. V. Adve, P. Bose, J. Rivers, C.-K. Hu, "RAMP: A Model for Reliability Aware Micro Processor Design", IBM Research Report, 2003 |
| [SrAS04] | S. R. Sridhara, A. Ahemd, N. R. Shangbhag, "Area and energy-efficient crosstalk avoidance for on-chip buses", ICCD, pp.12-17, 2004 |
| [StHH04] | W. Stechele, S. Herrmann, A. Herkersdorf, "Towards a Dynamically Reconfigurable System-on-Chip Platform for Video Signal Processing", International Conference on Architecture of Computing Systems, ARCS, Augsburg, Germany, March 23-26, 2004 |
| [StHT05] | T. Streichert, Ch. Haubelt, J. Teich, "Distributed HW/SW-Partitioning for Embedded Reconfigurable Systems", Proc. of DATE 2005, Munich, Germany, March 2005 |
| [TiC94] | K.W. Tindell, J. Clark, "Holistic Schedulability Analysis for Distributed Hard Real-Time Systems", Journal of Real-Time Systems, Vol. 6, No. 2, pp. 133–152, 1994 |
| [ViSBR06] | A. Viehl, T. Schönwald, O. Bringmann, W. Rosenstiel, "Formal Performance Analysis and Simulation of UML/SysML Models for ESL Design", Design, Automation and Test in Europe (DATE), Munich, 2006 |
| [Wind05] | Wind River Systems GmbH. VxWorks 5.X , Product Overview, 2005 |
| [WiSSKR04] | M. Winterholer, C. Schulz-Key, T. Schweizer, T. Kuhn, W. Rosenstiel, "Object-Oriented Hardware Design and Synthesis with SystemC", Forum on Specification & Design Languages (FDL), Lille, France, 2004 |
| [WoITD04] | F. Worm, P. Ienne, P. Thiran, G. DeMicheli, "On-Chip Self-Calibrating Communication Techniques Robust to Electrical Parameter Variations", IEEE Design & Test, pp.524-535, 2004 |
| [Yo92] | Yasuhiko Yokote, "The apertos reflextive operating system: The concept and its implementation", OOPSLA Proceedings, pages 414–434, 1992 |
| [ZeSM99] | C. Zeng, N. Saxena, E. J. McCluskey, "Finite State Machine Synthesis with Concurrent Error Detection", Proceedings of the IEEE International Test Conference,1999 |
| [ZhGR00] | H. Zhang, V. George, J. Rabaey, "Low-Swing On-Chip Signaling Techniques: Effectiveness and Robustness", IEEE Transaction on VLSI, pp. 264-272, June 2000 |
| [ZiB05] | P. Ziegler, B. Benz, "Fliegendes Rechnernetz", CT, 17. Ausgabe, Hannover, 2005 |