Formal Verification of Trustability of Circuits