HERKULES: Hardware design techniques for zero defect design

The main objective of the HERKULES project is to formally verify a major portion of the communication infrastructure of System-On-Chip (SoC). By fully implementing the results of the Valse and Valse-XT research projects, HERKULES will combine the maximum quality and superior productivity of the formal verifi-cation approach in order to give the final product a competitive edge. Simulation-based verification will still be necessary for the verification of the complete system concept. However, by using HERKULES technology specifically to perform those tasks which can be more effectively accomplished formally, the verification process will be relieved from a whole set of code verification tasks. The HERKULES methodology is to be implemented in such a way that its use will allow both IC providers as well as IC customers and integrators to meet “zero defects” quality requirements. This will be achieved by considering various perspectives of the verification task. Apart from a purely technical description, methods for successful planning and monitoring of verification projects utilizing HERKULES technology will be presented.

Classification in the edaMatrix:

Used Abbreviations