Many application domains including automotive, industry automation, IoT, and space, require the usage of well-tailored edge devices capable of processing data from various sensor sources using AI, DSP, and classical software algorithms. Data processing at edge devices must satisfy real-time requirements while consuming as little electric energy and memory footprint as possible. Moreover, for many applications, the aspects of safety, security, and reliability are equally important as performance or electric energy consumption. Therefore, application-specific system-on-chip architectures for edge devices require high customization in terms of the most appropriate performance class of the processor core including necessary custom processor extensions, the memory architecture and capacity, and the design of a parameterizable AI accelerator architecture. The BMBF project Scale4Edge aims at enabling a comprehensive RISC-V-based ecosystem to efficiently assemble optimized edge devices.
By using the Scale4Edge ecosystem, the project partner Bosch developed a neural-network based audio event detection model. This use-case has been ported to a Pulpissimo-based SoC platform[1] using components and software of the Scale4Edge ecosystem.
Abstract
Standards are known to slow down research and innovation in their area. Therefore, one might fear that the RISC-V ISA, as a standard, slows down processor and ISA development.
@embedded world 2022, 21.6.2022 11:00: https://www.embedded-world.de/en/conferences-programme/programme-overvie...
Rafael Stahl (Technical University of Munich)
Die Entwicklung und den Einsatz von vertrauenswürdigen Spezialprozessoren in Deutschland vorantreiben – so lautet das Ziel von „Scale4Edge“. Unter der Koordination von Infineon nehmen sich insgesamt 22 Projektpartner dieser Aufgabe in den kommenden drei Jahren an. Erste Ergebnisse werden bereits Ende 2020 erwartet.
The deployment of machine learning applications on microcontrollers known as TinyML enables new low-power applications and always-on devices. The RISC-V architecture is attractive for such microcontrollers, because it provides easy extensibility, a healthy ecosystem and no license costs. The major challenges with resource-constrained devices are run time and memory usage. Existing machine learning frameworks provide runtime libraries that dynamically load and execute a model, but this entails overheads.
Tutorial session from RISC-V Summit 2020 with OpenHW and Silicon Labs.
Watch the full video featuring Scale4Edge partner OneSpin's Design Verification Product Manager Sven Beyer & OpenHW's Mike Thompson.
March 17, 2021
16:00 - 18:00 CET
Virtual event
Accellera's SystemC Evolution events are expanding with the addition of SystemC Evolution Fikas! Fika is a tradition of sharing a coffee, slowing down a bit, and talking about things that we care about.
The first SystemC Evolution Fika will take place on March 17 from 16:00 to 18:00 CET. It will be free of charge and virtual. There are two presentations planned: one on SystemC and Python and one about the Intel SystemC Compiler.
Wir gratulieren unserem Scale4Edge Projektpartner Christian Mayr und sein Team von der TU Dresden zum Gewinn des Pilotinnovationswettbewerb "Energieeffizientes KI-System" in der Gruppe der 22nm Designs. Das Team der TU Dresden hat sich mit einer sehr guten Lösung gegen eine starke Konkurrenz durchgesetzt.
April 28 - 29, 2021
Virtual Event
Scale4Edge is revolutionizing the way edge computing devices and applications are developed - aiming to increase performance, safety, and security.
Backed by the German Ministry of Education and Research, this research project is building an ecosystem for scalable edge computing based on RISC-V architecture.
On April 28, join Embedded IoT World Scale4Edge sessions to learn:
Virtual System Prototypes: Enabling an Application-Driven Hardware Design Flow
Vladimir Herdt
Senior Researcher, University of Bremen / DFKI
Advanced Virtual Prototyping: Modeling, Simulation and Verification
Designing Application-Specific DNN Accelerators for RISC-V Based Edge AI Platforms
Christian Mayr
Professor, Technische Universität Dresden
REGISTER TO JOIN THESE SESSIONS
All Access and Premium Passes include access to join these sessions.
[...] In der EU wurden in den vergangenen Jahren schon zahlreiche Projekte gefördert, um die Abhängigkeit bei der Chipentwicklung zu reduzieren. Einige dieser Projekte, darunter EuroHPC, die European Processor Initiative (EPI) und Scale4Edge, setzen auf die offengelegte Befehlssatzarchitektur RISC-V. [...]
